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Abstract:  In this paper a combined approach for reducing the effects of op amp 
imperfections  (finite  gain  A  and  offset  voltage  VOS)  in  first-order  SC  cell, 
realizing  LDI  (lossless  discrete  integrator)  termination  with  a  minus  one  half 
delay is presented. First, the conventional integrator is replaced with gain- and 
offset-compensated (GOC) integrator. Next, the gain errors m(̒) and the phase 
errors ́(̒) are further reduced by using the precise op amp gain approach in the 
GOC structure. The variation of the dc gain A from its nominal value A0 is taken 
into account. 
Keywords: Ladder filters, Gain- and offset- compensation, Operational amplifi-
ers, Switched-capacitor integrators. 
1  Introduction 
Standard  design  of  switched-capacitor  (SC)  networks  assumes  operation 
with infinite dc gain A and infinite bandwidth GB operational amplifiers (op 
amps). However in the op amp design a tradeoff exists between the speed and 
the  gain.  As  a  consequence  when  a  high  sampling  frequency  fs  is  used,  the 
needed large bandwidth limits the op amp gain to low values, therefore limiting 
the  achievable  accuracy.  For  these  cases  alternative  design  approaches  are 
needed  that  address  the  op  amp  design  tradeoff  between  speed  and  gain, 
allowing the frequency range of SC networks to be extended. 
The two known general approaches for reducing the op amps finite gain 
effects in SC circuits are: 
a)  The finite-gain-insensitive (FGI) approach; 
b)  The precise op amp gain (POG) approach. 
The  FGI  approach  consists  in  the  replacement  of  the  conventional  SC 
circuits with gain- and offset- compensated (GOC) structures. Several GOC SC 
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building  blocks  (integrators,  gain  stage,  sample-and–hold  circuits)  have  been 
reported in the literature [1, 2].  
The POG approach [3-7] is based on the use of simple and fast amplifiers 
with low but precisely known and stable gain. The precise nominal dc gain value 
0 A is then taken into account in the capacitor sizing of classical SC structures. 
The result is a classical SC structure with modified capacitor values which im-
plements exactly the required transfer function. The standard op amp design 
tradeoff between speed and gain is changed into the POG design tradeoff bet-
ween speed and gain precisions which is more affordable in high-frequency op 
amps. Using a gain A0 with maximum relative gain deviation  ˾ in POG design 
results in the same response accuracy as with a gain of  ˾ 0 A  in standard design. 
The two types of termination in LDI-transformed SC ladder filters are the 
termination with a minus one half delay and the termination with an extra half 
delay [8, 9]. In [4, 5] the POG approach is applied to one-input first-order cell, 
realizing LDI load termination with a minus one half delay. Analytical express-
ions for the gain errors m(̒) and the phase errors ́(̒) in the standard design and 
with the POG approach are obtained and compared. The influence of the input- 
referred op amp dc offset voltage VOS is not taken into account. 
In this paper a combined approach for reduction the effects of op amp im-
perfections (finite gain A and offset voltage VOS) is the first-order cell from [4, 
5] is proposed. It is based on the use of the POG design approach in GOC 
structure. Analytical expressions for the gain and phase errors, due to a variation 
of the op amp dc gain A from its nominal value A0 are derived and compared to 
the POG design case in the conventional structure. 
2  Theoretical Results 
In the following the op amp is assumed to have finite dc gain A and infinite 
bandwidth. This  supposition  is  adequate for  the  analysis of  SC circuits  con-
taining fast and relatively low-gain amplifiers. 
Fig.1a shows the circuit schema of the conventional first-order cell [4, 5]. 
This damped integrator has two feed-in branches. When the circuit is used as 
load termination the inverting integrator branch through the switched capacitor 
q C  is connected to the output of one another op amp in the ladder filter. The in-
verting integrator branch through the switched capacitor  1 C  is connected to the 
input of the ladder filter and in conjunction with the branch  q C  realizes the 
source termination. The nonzero input-referred dc offset voltage of the op amp is 
modelled as a voltage source at the noninverting input terminal. Reduction the effects of opamp finite gain and offset voltage in LDI termination…
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Fig. 1 – First-order cell: a) Conventional structure.  b)  GOC structure. 
At first, the POG approach is applied to the conventional structure (Fig. 1a). 
In the z-domain the actual output voltage is given by  
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To obtain the same transfer function the POG capacitance values Cip are 
related to the standard values Ci  as given in the following: N.A. Radev, K.P. Ivanov 
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The gain error m(̒) and the phase error ́(̒) of an actual z-transfer function 
) (z Ha  with respect to the ideal expression  ) (z Hid  are defined as [10], 
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In the standard design, for the standard capacitance values Ci , the gain and 
phase errors of the conventional structure (Fig. 1a), due to a finite dc gain A, are 
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On the other hand, with the POG approach the gain error  ) (̒ Cp m  and the 
phase error  ) (̒ ́Cp , due to an actual gain equal to 0 0 A A A ˝ + = , are given by 
the expressions 
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The expressions (5) and (6) for the gain and phase errors are similar to the 
corresponding expressions given in [4, 5]. 
Comparing (5) and (6), since the capacitance values Cip and Ci are almost 
equal  (3),  it  can  be  seen  that  the  POG  effective  gain  is  ˾ ˾ + / ) 1 ( A0   for 
0 0 A / A ˝ = ˾ . Reduction the effects of opamp finite gain and offset voltage in LDI termination…
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The combined approach proposed consists in the following two consecutive 
steps: 
First:  For reducing the effect of op amp imperfections (dc gain A and offset 
voltage VOS) the conventional integrator of Fig. 1a (the block enclo-
sed in broken line) is replaced with Ki-89 GOC SC integrator [11]. 
The resulting GOC first-order cell is shown in Fig. 1b. The holding 
capacitance Ch is equal to the integrating capacitance C2. 
Next:  The  POG  design  approach  is  applied  to  the  GOC  structure  from 
Fig.1b. In the z-domain the actual output voltage is given by 
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Comparing  (2)  and  (7)  one  gets  the  following  expressions  for  the  POG 
capacitance values: 
 
2
1 3 1
1 1 2 2
1 2
3 3 3 2
1 1
, , (1 ) 1 ,
A A A
2 1
1 (1 ) .
A A A
q
p qp q p
q
p
C C C
C C C C C C
C C
C C C
−
−
−
+ +        = = = + − +       
       
+ ⌈ ⌉     = + − + ≈        
    ⌊ ⌋
  (8) 
In the standard design, for the standard capacitance values Ci, the gain and 
phase errors of the GOC structure (Fig. 1b), due to a finite dc gain A, are 
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With the POG approach the gain error  ) (̒ ͖p m  and the phase error  ) (̒ ͖́p  
due to an actual gain equal to  0 0 A A A ˝ + =  are given by the expressions: 
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Comparing (9) and (10), since the capacitance values Cip and Ci are almost 
equal  (8),  it  can  be  again  seen  that  the  POG  effective  gain  is  ˾ ˾ + / ) 1 ( A0  
for 0 0 A / A ˝ = ˾ . 
To verify the effectiveness of the proposed combined approach the source 
termination of the 3
rd-order SC lowpass ladder filter from [12] is considered. The 
standard  capacitance  values  of  the  conventional  structure  used  (Fig.  1a)  are:   
C1=3.7037038, C2=5.8046478, C3 = Cq= 1.8518519.  The sampling frequency is 
fs = 54 MHz. The errors responses of the two terminations from Fig. 1 with 
standard design are compared in Fig. 2.  
The errors are computed from (5) and (9) for 100 A A 0 = = . It is seen that 
the  gain  errors  ) (̒ ͖ m   of  the  GOC  structure  are  smaller  than  those  of  the 
conventional structure in the frequency range g f f < ≤ 0 . At signal frequency 
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The gain errors  ) ( g C f m  and  ) ( g ͖ f m  are equal. 
The phase errors  ) (̒ ͖́ of the GOC structure are smaller than those of the 
conventional structure. The two errors  ) (̒ ́C  and  ) (̒ ͖́  are maximal at signal 
frequency: Reduction the effects of opamp finite gain and offset voltage in LDI termination…
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Fig. 2 – Gain error responses and phase error responses of the source terminations with 
standard design for 0 A A 100 = = . 
Conventional structure  
                        GOC structure  
 
The POG capacitance values for the two source terminations (Fig. 1) are 
calculated from (3) and (8) for 100 A A 0 = = .  On obtains  
a) C1p=3.7037038, C2p=5.747176, C3p =1.7785112, Cqp= 1.8518519 for the 
conventional structure in Fig. 1a; 
b) C1p=3.7037038, C2p= Ch = 5.6745615, C3p =1.8511258, Cqp= 1.8518519 
for the GOC structure in Fig. 1b. 
The error responses of the two terminations from Fig. 1 with POG design 
are depicted in Fig. 3. The corresponding gain and phase errors, due to deviation 
8  % of the op amp gain A from its nominal values  100 A0 =  [3] are computed 
from (6) and (10). 
As for the standard design the gain errors  ) (̒ ͖p m  of the GOC structure for 
smaller than those of the conventional structure for  g f f <  (11).  The difference 
between  the  absolute  values  of  the  gain  errors  ) (̒ ͖p m and  ) (̒ Cp m   for 
2 s f f =  is given by the expression N.A. Radev, K.P. Ivanov 
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where 
' '
3p C  is the POG capacitance value for the GOC structure. One obtains 
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Fig. 3 – Gain error responses and phase error responses of the source 
 terminations with POG design and gain variation 8 100 A  = . 
                                   Conventional structure  
                         GOC structure  
Obviously, for  g f f >  the gain errors  ͖p m of the GOC structure are slightly 
larger than those of the conventional structure. At dc,  0 = f , the follo-
wing relation holds  
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The phase errors  ) (̒ ͖́p of the GOC structure are smaller than those of the 
conventional  structure.  The  two  errors  ) (̒ ́Cp   and  ) (̒ ͖́p   are  maximal  at 
signal frequency  fp (12). Reduction the effects of opamp finite gain and offset voltage in LDI termination…
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The influence of the input-referred DC offset voltage VOS is evaluated by the 
corresponding output voltage VOSS in steady state, for Vin=0, as follows: 
a)  conventional structure (Fig. 1a) 
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b)  GOC structure (Fig. 1b) 
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For the POG capacitance values and  100 A A 0 = =  one obtains 
OS V 960 . 3 oss V = C ,   OS V 0392 . 0 oss V = ͖ . 
Therefore, the GOC termination of Fig. 1b is less sensitive to the op amp 
offset voltage.  
3  Conclusion 
The effects of op amp imperfections in conventional LDI termination with a 
minus one half delay are reduced by applying the precise op amp gain (POG) 
approach in the corresponding gain- and offset compensated (GOC) structure. 
Analytical expressions for the resulting gain, phase and offset errors with gain 
variation are derived and compared with the corresponding errors, obtained by 
the use of the POG approach in the classical structure.  
The  gain  errors  of  the  GOC  structure  are  smaller  than  those  of  the 
conventional structure in a given frequency interval. The phase errors of the 
compensated structure are smaller than those of the conventional structure. The 
GOC termination is also less sensitive to the op amp offset voltage.  
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